rarias/nixos-riscv
1
0
Fork 0
Code Issues Pull Requests 1 Actions Packages Projects Releases Wiki Activity

Add SPI variant

Browse Source
This commit is contained in:
Rodrigo Arias 2024-10-04 09:50:32 +02:00
parent 17d8e3c41b
commit 16ee113cb8
2 changed files with 29 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

26
dts/lagarto_ox.dts
View File

@ -267,5 +267,31 @@
// xlnx,count-width = <0x20>;
// xlnx,one-timer-only = <0x0>;
//};
#ifdef ENABLE_SPI
uart16750: serial@40005000 {
compatible = "ns16750";
reg = <0x00000000 0x40005000 0x00000000 0x00001000>;
interrupt-parent = <&PLIC>;
interrupts = <5>;
clock-frequency = <CPU_CLOCK_FREQUENCY>;
current-speed = <0x0001c200>;
status = "okay";
};
spi0: spi@40007000 {
compatible = "ti,keystone-spi";
reg = <0x00000000 0x40007000 0x00000000 0x00001000>;
#address-cells = <1>;
#size-cells = <0>;
interrupt-parent = <&PLIC>;
interrupt-names = "intvec0", "intvec1";
interrupts = <6 0>, <0x00000007 0>;
ti,davinci-spi-intr-line = <0>;
spi-max-frequency = <24000000>;
loopback-mode = <1>;
status = "okay";
};
#endif
};
};

3
dts/lagarto_ox.h
View File

@ -16,3 +16,6 @@
#define PLIC_ADDR 0x40800000
#define UART_ADDR 0x40001000
/* Toggles */
#define ENABLE_SPI