rarias/nixos-riscv
1
0
Fork 0
Code Issues Pull Requests 1 Actions Packages Projects Releases Wiki Activity

Disable aux timer as OpenSBI now fails

Browse Source
This commit is contained in:
Rodrigo Arias 2024-09-03 16:14:16 +02:00
parent fa6227928e
commit 1620684b8e
1 changed files with 7 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
ox-plic.dts
View File

@ -231,13 +231,13 @@
interrupts-extended = <&HLIC0 3>, <&HLIC0 7>;
compatible = "riscv,clint0";
};
aux_timer: clint@40010000 {
reg = <0x0 0x40010000 0x0 0x00010000>;
reg-names = "control";
interrupts = <4>; /* PLIC input source 4 */
interrupt-parent = <&PLIC>;
compatible = "riscv,clint0";
};
// aux_timer: clint@40010000 {
// reg = <0x0 0x40010000 0x0 0x00010000>;
// reg-names = "control";
// interrupts = <4>; /* PLIC input source 4 */
// interrupt-parent = <&PLIC>;
// compatible = "riscv,clint0";
// };
// clint: clint@40002000 {
// /* MTIME and MTIMECMP address and size pairs */
// reg = <0x0 0x40002000 0x0 0x8>, <0x0 0x40002008 0x0 0x8>;