32 lines
1.0 KiB
Diff
32 lines
1.0 KiB
Diff
diff --git a/fpga_core_bridge/simulator/tests/c_tests/common/syscalls.c b/fpga_core_bridge/simulator/tests/c_tests/common/syscalls.c
|
|
index 278ea97..287e5fc 100644
|
|
--- a/fpga_core_bridge/simulator/tests/c_tests/common/syscalls.c
|
|
+++ b/fpga_core_bridge/simulator/tests/c_tests/common/syscalls.c
|
|
@@ -592,8 +592,18 @@ int uart_is_transmit_empty() {
|
|
|
|
// Function to write a character to the UART
|
|
void uart_write_char(char c) {
|
|
- while (!uart_is_transmit_empty());
|
|
+ //while (!uart_is_transmit_empty());
|
|
+
|
|
+ /* Delay it a bit, as checking the transmit holding register doesn't seem to
|
|
+ * work in the FPGA */
|
|
+ for (volatile long i = 0; i < 10000; i++)
|
|
+ ;
|
|
+
|
|
*(volatile uint8_t *)(UART_BASE + UART_THR) = c;
|
|
+
|
|
+ /* Make new line go back to the start of the line */
|
|
+ if (c == '\n')
|
|
+ uart_write_char('\r');
|
|
}
|
|
|
|
// Function to write a string to the UART
|
|
@@ -602,4 +612,4 @@ void uart_write_string(const char* str) {
|
|
uart_write_char(*str++);
|
|
asm("fence");
|
|
}
|
|
-}
|
|
\ No newline at end of file
|
|
+}
|