rarias/nixos-riscv
1
0
Fork 0
Code Issues Pull Requests 1 Actions Packages Projects Releases Wiki Activity

Fix plictest

Browse Source
This commit is contained in:
Rodrigo Arias 2024-09-05 15:24:02 +02:00
parent c6801587b3
commit 5fdaab9f8f
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lagarto-ox.nix
View File

@ -191,8 +191,8 @@
# Write the priority register of an interrupt and ensure
# the threshold register didn't change
devmem 0x40a00000 32 0 # Write context 1 threshold value 0
t1=$(devmem 0x40a00000) # Read context 1 threshold value
devmem 0x40800010 32 5 # Write source 4 priority value 5
t1=$(devmem 0x40a00000) # Read context 1 threshold value
t2=$(devmem 0x40a00000) # Read context 1 threshold value
found="$t1 $t2"
expected="0x00000000 0x00000000"
@ -212,7 +212,7 @@
pending=$(devmem 0x40801000) # Dump pending bits of sources 0-31
# Ensure the aux timer is pending
if [ "$pending" = "0x00000018" ]; then
if [ "$pending" = "0x00000010" ]; then
# Make sure the priority is higher than the threshold
devmem 0x40800010 32 0x10 # Write source 4 priority value 16