rarias/nixos-riscv
1
0
Fork 0
Code Issues Pull Requests 1 Actions Packages Projects Releases Wiki Activity

Update bitstream to ox_u55c_87a14c32

Browse Source 
This bitstream attempts to fix the PLIC issues with the threshold
register, so we should see the PLIC tests success now.

See: https://gitlab.bsc.es/hwdesign/fpga/integration-lab/fpga-shell/-/issues/147
This commit is contained in:
Rodrigo Arias 2024-09-19 11:01:48 +02:00
parent 5e2430c48b
commit 2fab6b8ec0
2 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lagarto-ox.nix
View File

@ -387,7 +387,7 @@
};
#bitstream = "${final.bitstreams}/lagarto-3-ox/gold.bit";
bitstream = "${final.bitstreams}/lagarto-3-ox/ox_u55c_450d0ff0_fix_delegation_v2.bit";
bitstream = "${final.bitstreams}/lagarto-3-ox/ox_u55c_87a14c32_fix_threshold.bit";
bootrom = "${final.rbootrom}/rbootrom.bin";

2
overlay.nix
View File

@ -29,7 +29,7 @@ final: prev:
bitstreams = builtins.fetchGit {
url = "git@bscpm03.bsc.es:rarias/bitstreams.git";
rev = "097dad3e888f630ad6ec7e7056ee1b3fcb03400b";
rev = "2f899627a226890c6f9820aa44e34c2ecea03faf";
};
# Baremetal tests for standalone FPGA