rarias/nixos-riscv
1
0
Fork 0
Code Issues Pull Requests 1 Actions Packages Projects Releases Wiki Activity

Update journal

Browse Source
This commit is contained in:
Rodrigo Arias 2024-08-26 15:15:10 +02:00
parent 2fc69ebfc0
commit 26754fa6e4
1 changed files with 17 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

17
JOURNAL.md
View File

@ -3607,3 +3607,20 @@ the .text.init address to 0x100 without luck.
I think the next experiment I will do is try to port the baremetal tests to
something I can load at `0x8000_0000`
## 2024-08-26
I implemented a new bootrom as the original large bootrom is not initializing
the UART. This causes baremetal tests to fail until someone properly initializes
the UART (namely, OpenSBI). The new bootrom, named RBOOTROM, initializes the
UART and prints an initial message. It also sets a machine mode trap to catch
potential errors:
$ picocom -qb 115200 $FPGACTL_UART
RBOOTROM v1.0 :^)
Jumping to 0x8000_0000...
While the bitstream with the potential fixes for the supervisor interrupts is
not available, I'll try to automate the testing by creating a pipeline that
automatically runs the tests in an FPGA.